I can be a chip-head sometimes when it suits me, but most of this discussion is way over my level of expertise. You can read the 16-page writeup over at Anandtech if you want, but you better be ready to deal with terms like “16-wide Vector ALU” and “cache coherency.”
See what I mean? From what I understand, Intel is looking into creating a sort of chameleon CPU with a…
